U.S. Appln. No.: 10/813,176

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

1. (currently amended): A self-supported III-V nitride semiconductor substrate

having a substantially uniform carrier concentration distribution at least on its outermost surface,

wherein said substrate has a carrier concentration of 1 x 10<sup>17</sup> cm<sup>-3</sup> or more, and wherein

variations in the carrier concentration are within  $\pm 25\%$  in said outermost surface, said variations

in the carrier concentration lying in a surface (in-plane) thereof.

2. (currently amended): A-The self-supported III-V nitride semiconductor substrate

having aaccording to claim 1, wherein said substantially uniform carrier concentration

distribution in a surface layer existing exists from the top surface to a depth of at least 10 µm.

Claim 3-9 canceled.

10. (currently amended): The A III-V nitride semiconductor substrate according to

elaim 1 having a substantially uniform carrier concentration distribution at least on its outermost

surface, wherein said substrate has a carrier concentration of less than 1 x 10<sup>17</sup> cm<sup>-3</sup>, and wherein

variations in the carrier concentration are within  $\pm$  100% in said outermost surface, said

variations in the carrier concentration lying in a surface (in-plane) thereof.

2

U.S. Appln. No.: 10/813,176

Claims 11-12 canceled.

13. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein variations in the carrier concentration are not larger on its a top surface of

said substrate than on its a bottom surface of said substrate.

Claims 14-16 canceled.

17. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein its a top surface of said substrate is polished.

18. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein its a bottom surface of said substrate is polished.

19. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein it-said substrate has a thickness of 200 µm to 1 mm.

20. (currently amended): The III-V nitride semiconductor substrate according to

claim <u>41 or 2</u>, wherein the a top surface of said substrate is a (0001) group-III surface.

21. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein it-said substrate has a dislocation density lower on a top surface of said

substrate an than on a bottom surface of said substrate.

3

U.S. Appln. No.: 10/813,176

22. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein it said substrate comprises a layer of GaN or A1GaN.

23. (currently amended): The III-V nitride semiconductor substrate according to

claim 41 or 2, wherein said III-V nitride semiconductor crystal is doped with an impurity.

24. (currently amended): The III-V nitride semiconductor substrate according to

claim <u>41 or 2</u>, wherein at least part of said III-V nitride semiconductor <u>crystal substrate</u> is grown

by an HVPE method.

Claims 25-45 canceled.

46. (new): The self-supported III-V nitride semiconductor substrate according to

claim 10, wherein said substantially uniform carrier concentration distribution in a surface layer

exists from the top surface to a depth of at least 10 µm.

47. (new): The III-V nitride semiconductor substrate according to claim 10 or 46,

wherein variations in the carrier concentration are not larger on a top surface of said substrate than

on a bottom surface of said substrate.

48. (new): The III-V nitride semiconductor substrate according to claim 10 or 46,

wherein a top surface of said substrate is polished.

4

U.S. Appln. No.: 10/813,176

49. (new): The III-V nitride semiconductor substrate according to claim 10 or 46, wherein a bottom surface of said substrate is polished.

- 50. (new): The III-V nitride semiconductor substrate according to claim 10 or 46, wherein said substrate has a thickness of 200 μm to 1 mm.
- 51. (new): The III-V nitride semiconductor substrate according claim 10 or 46, wherein a top surface of said substrate is a (0001) group-Ill surface.
- 52. (new): The III-V nitride semiconductor substrate according to claim 10 or 46, wherein the said substrate has a dislocation density lower on a top surface of said substrate than on a bottom surface of said substrate.
- 53. (new): The III-V nitride semiconductor substrate according to claim 10 or 46, wherein said substrate comprises a layer of GaN or AIGaN.
- 54. (new): The III-V nitride semiconductor substrate 25 according to claim 10 or 46, wherein said III-V nitride semiconductor substrate is doped with an impurity.
- 55. (new): The III-V nitride semiconductor substrate according to claim 10 or 46, wherein at least part of said III-V nitride semiconductor substrate is grown by an HVPE method.